# PXIS-2556 series

3U 6-Slot Instrument Chassis and Accessories

User Manual

@Copyright 2004 ADLINK Technology Inc. All Rights Reserved.

Manual Rev. 1.10: March 26, 2004 Part No. 50-17007-101

The information in this document is subject to change without prior notice in order to improve reliability, design and function and does not represent a commitment on the part of the manufacturer. In no event will the manufacturer be liable for direct, indirect, special, incidental, or consequential damages arising out of the use or inability to use the product or documentation, even if advised of the possibility of such damages. This document contains proprietary information protected by copyright. All rights are reserved. No part of this manual may be reproduced by any mechanical, electronic, or other means in any form without prior written permission of the manufacturer.

# Trademarks

PXI is registered trademarks of PXI Systems Alliance. Other product names mentioned herein are used for identification purposes only and may be trademarks and/or registered trademarks of their respective companies.

# Getting service from ADLINK

Customer Satisfaction is top priority for ADLINK TECHNOLOGY INC. If you need any help or service, please contact us.

<table><tr><td colspan="4">ADLINK TECHNOLOGY INC.</td></tr><tr><td>Web Site</td><td colspan="3">http://www.adlinktech.com</td></tr><tr><td>Sales &amp; Service</td><td colspan="3">Service@adlinktech.com</td></tr><tr><td>TEL</td><td>+886-2-82265877</td><td>FAX</td><td>+886-2-82265717</td></tr><tr><td>Address</td><td colspan="3">9F, No. 166, Jian Yi Road, Chungho City, Taipei, 235 Taiwan</td></tr></table>

Please email or FAX your detailed information for prompt, satisfactory, and consistent service.

<table><tr><td colspan="4">Detailed Company Information</td></tr><tr><td>Company/Organization</td><td colspan="3"></td></tr><tr><td>Contact Person</td><td colspan="3"></td></tr><tr><td>E-mail Address</td><td colspan="3"></td></tr><tr><td>Address</td><td colspan="3"></td></tr><tr><td>Country</td><td colspan="3"></td></tr><tr><td>TEL</td><td></td><td>FAX</td><td></td></tr><tr><td>Web Site</td><td colspan="3"></td></tr><tr><td colspan="4">Questions</td></tr><tr><td>Product Model</td><td colspan="3"></td></tr><tr><td>Environment</td><td colspan="3">OS:Computer Brand:M/B: CPU:Chipset: BIOS:Video Card:NIC:Other:</td></tr><tr><td>Detail Description</td><td colspan="3"></td></tr><tr><td>Suggestions for ADLINK</td><td colspan="3"></td></tr></table>

# Table of Contents

# Introduction ......

1.1 Unpacking Checklist..... 2
1.2 Features ..... 2
1.3 OEM options ......... 3

1.3.1 Backplane ...... 3

1.3.2 Power Supply Unit........ 3

1.3.3 Chassis Color and Logo ....... 3

# Installation ........ . 5

2.1 Power Budget Consideration..... 5
2.2 Step for Installation..... 5
2.3 Chassis Mounting . ..... 6
2.4 Mounting Mechanism...... 6

2.4.1 Wall Mount on the Bottom ....

2.4.2 Wall Mount on the Top .......... . 8

2.4.3 Wall Mount on the System Side ..... 9

2.4.4 Wall Mount on the Rear Side ....... .... 10

2.5 Grounding on the Mounting Holes..... .. 11

# Backplane Overview..... .. 13

3.1 Interoperability with CompactPCI.... . 13
3.2 System Controller Slot..... . 13
3.3 Star Trigger Slot ...... . 13
3.4 Peripheral Slots ..... .. 14
3.5 Local Bus ..... . 14
3.6 Trigger Bus ........ .. 15
3.7 System Reference Clock ..... .. 15

# Troubleshooting and Preventative Maintenance......17

4.1 Troubleshooting the PXIS-2556 series....... . 17
4.2 Cleaning ......... ... 17
4.2.1 Interior Cleaning....... ... 18
4.2.2 Exterior Cleaning....... .... 18

# Specifications ....... ... 19

A.1 General .. . 19
A.2 LCD Specifications (for PXIS-2556, PXIS-2556T) ............... 21
A.3 cPS-325 series PSU Specifications..... .. 22

# Backplane Drawing and Pin Assignments ................ 23

B.1 Backplane and LCD Mechanical Drawing....... .. 23

B.2 Backplane cBX-3006L Connectors Pin Assignments ....... 26

B.2.1 PXI Connectors Pin Assignments..... ... 26

B.2.2 Miscellaneous Connectors Pin Assignments .................... 29

B.3 Backplane cBP-3061 PSU Connectors Pin Assignments . 31

B.4 LCD Connectors Pin Assignment.. .... 32

Warranty Policy......... .33

SAFETY INSTRUCTIONS...... ... 36

![1](.pxis-2506-manual-2/0e1df56faed79ef182d509bf445e4fac6cef907f895ff2bedd14221a60cc2446.jpg)

# Introduction

ADLINK PXIS-2556 series (PXIS-2556 and PXIS-2556T) is an OEM version of 3U 6-slot instrument chassis that provides one slot for system controller and 5 slots for PXI/CompactPCI peripherals. Both PXI and CompactPCI modules can be plug into this chassis series. The internal 10MHz reference clock is available on all of the 5 peripheral slots, as well as the star trigger functions, PXI trigger bus, and PXI local bus.

The standard PXIS-2556 series chassis is equipped with an industrialgrade 250W CompactPCI power supply, cPS-H325/AC, to provide reliable power to the whole system. Once a failure is detected, the failure fans can be removed from the front panel and are hot swappable, which effectively reduces MTTR (Mean-Time-To-Repair). DC input power modules are available too. With DC-input power supply, the PXIS-2556 series is suitable for in-vehicle data acquisition and control applications. Please contact an ADLINK sales representative for available power configurations.

The PXIS-2556 series provides a 6.4" TFT LCD display, suitable for portable control systems. With a touch TFT LCD, the PXIS-2556T provides seamless integration for portable applications. ADLINK PXD-3710 (3-slot version, without floppy disk drive), which consists of the system controller and PXD-R3000 rear I/O transition module, is designed to fit in the PXIS-2556 series chassis. Wall mount/Panel mount kits are included in the standard package. The PXIS-2556 series is the ideal chassis for high performance portable applications.

# 1.1 Unpacking Checklist

Check the shipping carton for any visible damage. If the shipping carton and contents are damaged, notify the dealer for a replacement. Retain the shipping carton and packing materials for inspection by the dealer. Remember to obtain authorization before returning any products to ADLINK.

Check the following items in the package. If there are any missing items, contact your dealer:

 The PXIS-2556 series Chassis, where

o PXIS-2556: 6-slot 3U instrument chassis with cPS-H325/AC power supply unit and 6.4” TFT LCD
o PXIS-2556T: 6-slot 3U instrument chassis with cPS-H325/AC power supply unit, 6.4” TFT LCD, and touch panel

1 This User Manual
Power Cord
L Wall mount/Panel mount kit

Note: The package of the PXI-2556 series OEM version (non-standard configuration, functionality, or package) may vary according to the custom requests. The assigned controller or peripheral modules may be pre-installed and shipped with the chassis. Please check with the dealer for more options.

# 1.2 Features

 Accepts both 3U PXI and CompactPCI modules
One system slot and 5 PXI/CompactPCI peripheral slots
Filtered, forced-air cooling
Side handles and stand feet for portability
Modular AC or DC 250 W power supply
IEEE 1101.10 mechanical packaging compliant
 Wall mount/Panel mount kit included
 6.4" TFT LCD (PXIS-2556) and touch panel (PXIS-2556T)

# 1.3 OEM options

The standard PXIS-2556 series chassis includes two backplanes and a power supply unit in addition to the enclosure metal parts. The following sections depict the standard parts used in the PXIS-2500 series.

# 1.3.1 Backplane

PXIS-2556 series has the following backplanes inside:

cBX-3006L: 6-slot PXI/CompactPCI backplane
cBP-3061: Backplane for one 47-pin 3U CompactPCI modular power supply unit

Please refer to the Appendix for detail specifications.

ADLINK provides customized design and manufacturing service. Please contact an ADLINK sales representative for available backplane configurations.

# 1.3.2 Power Supply Unit

PXIS-2556 series equips cPS-H325/AC, a 250W modular power supply unit that is complaint with PICMG 2.11, the 3U 47-pin Power Supply Specifications. Please refer to Appendix for detailed specifications.

The power module can be removed from the front of the chassis. Various models that accommodate different AC or DC input are available. This makes PXIS-2556 series suitable for wide variety of applications such as telecom signal analysis and transportation computer, which require 24V/48V DC input power supply. Please contact an ADLINK sales representative for available power supply configurations.

# 1.3.3 Chassis Color and Logo

The standard color of PXI-2556 series is beige. ADLINK provides custom chassis color or paint specific logo for OEM, with minimum order requirement. Please contact ADLINK for more details.

# 2

# Installation

The chapter depicts the procedure of installation PXIS-2556 series chassis.

# 2.1 Power Budget Consideration

Prior to installing any cards into the PXIS-2556 series chassis, please calculate the system power requirement. The power budget for every DC power sources shall also be checked, including +5V, +3.3V, +12V, -12V supply rail. Please refer to Appendix A for the maximum usable power.

# 2.2 Step for Installation

Follow the steps to power on the chassis.

1. For wall mount applications, users can remove the foot-stands those are reserved for plane workstation and then mount the chassis on the wall or panel. For desktop applications, please reserve sufficient space under the chassis for ventilation and make sure the flat to be firm.
2. Ensure the power switch is in the Standby (Off) position. There are two power switches on the PXIS-2556 series chassis. The switch in the rear is for turning ON or OFF the power cord input to the PSU (Power Supply Unit). The switch in the front is for turning ON or OFF the PSU DC power output to the PXI system. Note the imprinted ADLINK logo indicates the front panel of the chassis.
3. Plug in the AC power cord.
4. Make sure the CPU, RAM, and storage device are secured on the controller module.
5. Install the controller. Please check the ejector/injector handle is pushed down. Align the controller edge to the “RED” card guide, sliding in to the rear of the chassis. Push up on the ejector/injector handle to fully inject the card into the chassis.

Secure the screws on the module’s front panel.

6. Install peripheral cards, if necessary.
7. Turn on the rear switch to turn on the AC power input to the PSU. The amber LED will light.
8. Turn on the front switch to power on the chassis. The amber LED will go off and the green LED will light.
9. Check if the system power starts, the fans under the chassis should become operational as well.

Note: If the chassis does not power on, see Chapter 4, Troubleshooting and Preventative Maintenance.

# 2.3 Chassis Mounting

The mounting procedure of the PXIS-2556 series chassis are as following:

1. Screw the two L-shape wall-mount kits on to the chassis
2. Drill the wall-mount holes on wall or panel based on the mechanical drawing in following Section.
3. Installed the chassis and screw it on the wall or panel.

# 2.4 Mounting Mechanism

There are four mounting methods for PXIS-2556 series chassis:

Wall mount on the bottom
Wall mount on the top
Wall mount on the system side
Wall mount on the rear side

# 2.4.1 Wall Mount on the Bottom

![Technical line drawing of an open electronic device casing with internal components and mounting brackets (no text or symbols)](.pxis-2506-manual-2/61619330a0a3eb9ab8df59581b21f72d119049cc7ce3ec1dd5ef9e1606a6a488.jpg)

# 2.4.2 Wall Mount on the Top

![Technical line drawing of an internal electronic device housing with visible cooling fins and mounting brackets (no text or symbols)](.pxis-2506-manual-2/e04a9660b3ae50dae8238317f0f9b818f80b2d100118f3110b9015f10e3f3013.jpg)

# 2.4.3 Wall Mount on the System Side

![Technical line drawing of an open computer case with internal fan and drive components (no text or symbols)](.pxis-2506-manual-2/944fcc7ba873c9673f4e6a5a4ef85aeef83d77f1a1044b206b229d1558823354.jpg)

# 2.4.4 Wall Mount on the Rear Side

![Technical line drawing of a mechanical housing or enclosure with mounting flanges and internal components (no text or symbols)](.pxis-2506-manual-2/17c26b986e24722a98fd459b4528967956dde9fc32d3c1c9956eccc8ed6a1d31.jpg)

# 2.5 Grounding on the Mounting Holes

There are two kinds of grounding for the mounting holes of the backplane. The mounting holes labeled as “GND” with “circle soldering mask” are connected to the logic ground plane of the backplane. The mounting holes labeled as “FGND” with “square soldering mask” are not connected to the ground plane, therefore it provides the isolation between the logic ground and the chassis ground.

The backplane is mounted on the PXIS-2556 series through all mounting holes by default, therefore the chassis ground is short to the logic ground. For applications that require isolation between the logic ground and the chassis ground, users can remove the screws on the GND mounting holes.

# 3

# Backplane Overview

# 3.1 Interoperability with CompactPCI

The PXIS-2556 series backplane cBX-3006L is interoperable with PXIcompatible and standard CompactPCI products.

The signals on the P1 connector of the backplane meet the requirements of the CompactPCI specification for both the peripheral and system modules.

The PXI-specific signals are located on P2. Only the signals that are reserved or not used in the CompactPCI 64-bit specification are found on PXI-specific signals. Therefore, all modules that meet the requirements of the CompactPCI 64-bit specification will function in the PXIS-2556 series.

# 3.2 System Controller Slot

The System Controller slot is located at Slot 1 of the chassis as defined by the PXI specification. It has two controller expansion slots, which are used for system controller modules that occupy 3 slots. As defined in the PXI specification, these slots allow the controller to expand to the left to prevent the controller from using up peripheral slots.

# 3.3 Star Trigger Slot

The Star Trigger (ST) slot is spotted at Slot 2. This slot has a dedicated trigger line, linking itself through Slot 3, 4, 5, and 6. It is intended for modules with ST functionality that can provide individual triggers to synchronize or trigger the peripherals easily.

# 3.4 Peripheral Slots

There are 5 peripheral slots including the Star Trigger controller slot.

![Based on the provided block diagram, here are the labeled blocks and their connections:\n\n**Labeled Blocks:**\n*   **Clock 10 MHz Buffer Circuitry** (Top horizontal rectangle)\n*   **System Controller** (Vertical rectangle, labeled '1')\n*   **Star Trigger Controller** (Vertical rectangle, labeled '2')\n*   **Peripheral slot** (Vertical rectangle, labeled '3')\n*   **Peripheral slot** (Vertical rectangle, labeled '4')\n*   **Peripheral slot** (Vertical rectangle, labeled '5')\n*   **Peripheral slot** (Vertical rectangle, labeled '6')\n\n**Connections:**\n*   **Clock and Triggers:** Lines labeled 'PXI Star Triggers' originate from the 'Clock 10 MHz Buffer Circuitry' and connect to the top of all six vertical blocks ('System Controller', 'Star Trigger Controller', and the four 'Peripheral slot' blocks).\n*   **Local Bus:** Double-headed arrows labeled 'Local Bus' connect the blocks horizontally in a chain, but notably skip the first connection:\n    *   Between 'Star Trigger Controller' (2) and the first 'Peripheral slot' (3).\n    *   Between the first 'Peripheral slot' (3) and the second 'Peripheral slot' (4).\n    *   Between the second 'Peripheral slot' (4) and the third 'Peripheral slot' (5).\n    *   Between the third 'Peripheral slot' (5) and the fourth 'Peripheral slot' (6).\n*   **Bus Segments:** A long horizontal arrow at the bottom labeled 'PXI Trigger Bus Segment and PCI Bus Segment' connects vertically to all six blocks (1 through 6).](.pxis-2506-manual-2/d25b85fef2c48310eafffe7849e7b08fcc81ced2c90be63be02b6cbd56b84d6c.jpg)

Figure 3.1 PXI Local Bus and Star Trigger Routing

# 3.5 Local Bus

The local bus of PXI backplane cBX-3006L is a daisy-chained bus that connects each peripheral slot to adjacent peripheral slots at the left and right. Each local bus has 13 lines wide and can pass analog or digital signals between modules, or provides a high-speed side-band communication path that does not occupy the PXI bandwidth.

In accordance with the PXI specification, the local bus connections between all slots except the line between Slot 1 and 2.

# 3.6 Trigger Bus

ADLINK PXIS-2556 series implements the dedicated PXI trigger bus with 8 lines. Users can use these trigger lines to synchronize the operation of several different PXI peripheral modules, or use one module to control carefully timed sequences of operations performed on other modules in the system. Modules can pass triggers to one another through trigger bus, allowing precisely timed responses to asynchronous external events the system is monitoring or controlling.

# 3.7 System Reference Clock

The PXIS-2556 series supplies the PXI 10MHz system clock signal (PXI\_CLK10) independently to every peripheral slot. An independent buffer (having a source impedance matched to the backplane and a skew of less than 1 ns between slots) drives the clock signal to each peripheral slot. You can use this common reference clock signal to synchronize multiple modules in a measurement or control system, or drive PXI\_CLK10 from an external source through the PXI\_CLK10\_IN pin on the P2 connector of the star trigger slot.

Users can select the internal or external clock by setting the jumper $\mathsf { J P 2 }$ and JP3 in the back of the backplane.

JP2 JP3: PXI Reference Clock Control

<table><tr><td>JP2</td><td>JP3</td><td>Pin 1-2</td><td>Description</td></tr><tr><td>—[KOKS]</td><td>—&lt;img src="images/e68c391eca62800231c981911597b5eff69d4f78ae862f3a85a99d92c669ab53.jpg"/&gt;</td><td>Open JP2Short JP3</td><td>External clock through the PXI_CLK10_IN on star trigger slot</td></tr><tr><td>[Σ3KY]</td><td>[ΣZ48]</td><td>Short JP2Open JP3(Default)</td><td>Internal 10MHz system clock PXI_CLK10</td></tr></table>

# 4

# Troubleshooting and Preventative Maintenance

# 4.1 Troubleshooting the PXIS-2556 series

Please refer to Table 4.1 to troubleshoot the PXIS-2556 series chassis. The table lists possible causes for power failure and recommends ways to correct the problem.

Table 4.1 troubleshooting

<table><tr><td>Possible Cause</td><td>What to Do</td></tr><tr><td>PXIS-2556 series is not connected to power source.</td><td>Make sure that the PXIS-2556 series is connected to a live electrical outlet.Try operating another piece of equipment from this outlet.</td></tr><tr><td>Power switch is not switched on.</td><td>Make sure that both power switches are set to the on position.</td></tr><tr><td>Power supply has failed.</td><td>Contact ADLINK</td></tr><tr><td>Cool fan has failed</td><td>Contact ADLINK</td></tr></table>

# 4.2 Cleaning

Cleaning procedures consist of two parts: interior and exterior cleaning of the chassis. Please refer to the relative user documentation of peripheral modules for cleaning the individual CompactPCI or PXI modules.

# 4.2.1 Interior Cleaning

Use a dry, low-velocity stream of air for cleaning the interior of the chassis. Clean around components with a soft-bristle brush. If you must use a liquid for minor interior cleaning, use a 75% isopropyl alcohol solution and rinse with deionized water.

# 4.2.2 Exterior Cleaning

Use a dry lint-free cloth or a soft-bristle brush to clean the exterior surfaces of the chassis. If any dirt remains, moisten a cloth to wipe the exterior surfaces of the chassis in a mild soap solution. Wiping with a cloth moistened with clear water to remove any soap residue. Do not use abrasive compounds on any part of the chassis.

# Specifications

# A.1 General

PXI-2556 series Accepts modules compliant with CompactPCI, PICMG 2.0 specifications and PXI specifications

# Electrical

AC Power Supply (Please refer to A.3 for the detail specifications)
PICMG standards: PICMG 2.11 compliant
Input voltage: 100 to $2 4 0 \pm 1 0 \% \mathrm { V _ { A C } }$
Input frequency: 50 to 60 ± 5% Hz
Output:

Maximum usable power: 300W

<table><tr><td>VDC</td><td>Typical</td><td>Maximum</td></tr><tr><td>+5V</td><td>25.0A</td><td>33.0A</td></tr><tr><td>+3.3V</td><td>18.0A</td><td>33.0A</td></tr><tr><td>+12V</td><td>5.0A</td><td>5.5A</td></tr><tr><td>-12V</td><td>0.5A</td><td>1A</td></tr></table>

Power LED

LED display: ON for normal condition

# Cooling

# Fans

Two 41.4 CFM fans at the bottom of the chassis
Fan speed: 3100 ± 250 RPM
Noise: 35 dB(A)
Power: 12 $\mathsf { V } _ { \mathsf { D C } }$ @ 0.20 A each fan
Air filter: removable

# Physical

Number of PXI/CompactPCI slots: 6 (1 controller, 5 peripherals)
Number of controller expansion slots: 2 (to the left of controller slot)

# Dimensions

PXIS-2556: 253.1 x 221.4 x 177mm (L x W x H, without wall mount kit, or stand feet)
PXIS-2556T: 253.1mm x 221.4mm x 177mm (L x W x H, without wall mount kit, or stand feet)

# Weight

5.0 KG (PXIS-2556)
5.2 KG (PXIS-2556T)

# Operating Environment

# Ambient temperature range

<table><tr><td>Model</td><td>Temperature</td></tr><tr><td>PXIS-2556</td><td>0 to 45°C</td></tr><tr><td>PXIS-2556T</td><td>0 to 45°C</td></tr></table>

Relative humidity: 10 to 90%, noncondensing

# Storage Environment Temperature

# Ambient temperature range

<table><tr><td>Model</td><td>Temperature</td></tr><tr><td>PXIS-2556</td><td>0 to 70°C</td></tr><tr><td>PXIS-2556T</td><td>0 to 70°C</td></tr></table>

Relative humidity: 5 to 95%, noncondensing

# Backplane

Backplane bare-board material: UL 94V-0 rated
Backplane connectors: Conforms to IEC-917 and IEC 1076-4- 101,UL 94V-0 rated
Number of PXI/CompactPCI slots: 6 (1 controller, 5 peripherals)

# Shock and Vibration

Shock : 15 G peak-to-peak, 11 ms duration, non-operation

# Random Vibration

Operating: 5 to 500 Hz, 0.5 GRMS, each axis
Nonoperating: 5 to 500 Hz, 1.88 GRMS, each axis

# A.2 LCD Specifications (for PXIS-2556, PXIS-2556T)

Dimension: 3U height x 10-slot (40HP) width
Screen Size: 6.4 inches (diagonal)
Resolution: 640 x 480 x 18-bit colors (262,144 colors)
Pixel pitch: 0.203 mm x 0.203 mm
High brightness 300 cd/m2
Lamp life time: 15,000 hours @ 25°C
Integrated with back light inverter
Power requirement:
o 5V @ 6.0 W (for LCD panel)
o +12V @ 300 mA x 2 (for two backlight inverters)

# A.3 cPS-325 series PSU Specifications

Note: PXIS-2556 series use cPS-H325/AC for standard.

<table><tr><td>Model Name</td><td>cPS-H325/AC</td><td>cPS-H325/48</td><td>cPS-H325/24</td></tr><tr><td>PICMG Standards</td><td colspan="3">PICMG 2.11 CompactPCI Power Interface Compliant</td></tr><tr><td>Form Factor</td><td colspan="3">3U cPCI (100x160mm), 2 slots (8HP) wide</td></tr><tr><td>Input Voltage</td><td>100-240 ± 10% VAC</td><td>36-72 VDC</td><td>18-36 VDC</td></tr><tr><td>Input Frequency</td><td>50-60 ± 5% Hz</td><td>DC</td><td>DC</td></tr><tr><td>Input Current</td><td>2.5A@115VAC / 1.4A@230VAC</td><td>7A@48VDC</td><td>14A@24VDC</td></tr><tr><td>Inrush Current</td><td>&lt; 30A@230VAC</td><td>N/A</td><td>N/A</td></tr><tr><td>Power Factor Correction (PFC, only for AC input)</td><td colspan="3">Typical 0.95-0.97Meet Harmonic Correction IEC1000-3-2</td></tr><tr><td>Output Voltage/Current</td><td colspan="3">5V: Typ. 25.0A, Max. 33.0A3.3V: Typ. 18.0A, Max. 33.0A+12V: Typ. 5.0A, Max. 5.5A-12V: Typ. 0.5A, Max 1AMax. load is the continuous operating load of each rail. But the max. load of each rail can not be drawn from all outputs at the same time</td></tr><tr><td>Output Voltage Minimum Load</td><td colspan="3">0.5A@+5V</td></tr><tr><td>Output Wattage</td><td colspan="3">Typical 250W continuous, maximum 300W peak output</td></tr><tr><td>Line Regulation</td><td colspan="3">Typical 0.1%</td></tr><tr><td>Load Regulation</td><td colspan="3">Typical ± 1-2%</td></tr><tr><td>Ripple</td><td colspan="3">50mV @+5V and 3.3V outputs120mV @+12V and -12V outputs</td></tr><tr><td>Hold-up Time</td><td colspan="3">5mS after power fail signal</td></tr><tr><td>Efficiency</td><td colspan="3">Typical 78-79%</td></tr><tr><td>Output voltage sense and current sharing</td><td colspan="3">Available at 5V, 3.3V and +12V outputs</td></tr><tr><td>Remote ON/OFF</td><td colspan="3">Available at [INH#] &amp; [EN#]</td></tr><tr><td>Protections</td><td colspan="3">Over Temperature Protection (OTP): 70°COver Current Protection (OCP): Installed at each railOver Load Protection (OLP): Typical 120% max. load , fully protected against output overload or short circuit.Over Voltage Protection (OVP): Built-in at all outputs</td></tr><tr><td>Status LED</td><td colspan="3">[POWER] means valid input voltage[FAULT] means a critical fault</td></tr><tr><td>Earth Leakage</td><td colspan="3">&lt;0.5mA @230VAC</td></tr><tr><td>Operating Temp.</td><td colspan="3">0 to 70°C (0 to +50°C at full load with specified air flow.Derates linearly to 50% at +70°C)</td></tr><tr><td>Storage Temp.</td><td colspan="3">-40 to +85°C</td></tr><tr><td>Humidity</td><td>5% to 95% non-condensed</td><td>5% to 95% non-condensed</td><td>5% to 95% non-condensed</td></tr><tr><td>Shock</td><td colspan="3">15G peak-to-peak, 11ms duration, non-operation</td></tr><tr><td>Vibration</td><td colspan="3">Operation: 1.88Grms, 5-500Hz, each axis</td></tr><tr><td>Cooling Requirement</td><td colspan="3">Min. 20 CFM is required for typical full rating power</td></tr><tr><td>Certificate or Safety</td><td colspan="3">IEC950, EN 55022, FCC Class A, IEC60950 Class I</td></tr></table>

![B](.pxis-2506-manual-2/086ea593164c72aa417c25f8fa4517bc15e3a1c0602b361b28c0592ddc483858.jpg)

# Backplane Drawing and Pin Assignments

# B.1 Backplane and LCD Mechanical Drawing

PXIS-2556 series has the following two part backplanes inside:

cBX-3006L: 6-slot PXI backplane

cBP-3061: Backplane for one 47-pin 3U CompactPCI modular power supply unit

The following figures show the two parts of the backplanes.

Figure B.1 cBX-3006L Drawing
![1\n2\n3\n4\n5\n6\nSYS\n2\n3\n4\n5\n6](.pxis-2506-manual-2/30d880d25719ddb5cc761fdcb4fd6f027648bb37c9543a4a41d305935f0cba55.jpg)

Front view

![6 5 4 3 2 1](.pxis-2506-manual-2/76cbd264c61613e8d75fb6556b83a6f10c8b570967c771f4074a74e79921fb14.jpg)

Rear view

Figure B.2 cBP-3061 Mechanical Drawing
![CN1\n9.16\n19.32\n29.48\n40.64\n3.10\n128.70\nAC Neu/ DC+\nAC Ln/ DC-\nChassis GND\nCN3\n1o\nCN4\nCN2](.pxis-2506-manual-2/a0d8d05bbfda2f6e91859a1eed097a2687aad10b87dda33a05edb4f10e16a0f3.jpg)

Figure B.3 LCD Mechanical Drawing (for PXIS-2556, PXIS-2556T)
![This image displays a technical engineering drawing with three orthographic projections of a rectangular component.\n\n**Top View (Front):**\n*   **Top Horizontal Dimensions:** An outer width of **202.9** and an inner width of **198.1**.\n*   **Right Vertical Dimensions:** An outer height of **128.7** and an inner height of **122.5**.\n*   **Left Annotation:** Text reads '**Ø 5 4P**' pointing to the corner holes, indicating four holes of diameter 5.\n*   **Features:** The view shows a large central rectangular recess or cutout bounded by a frame. Circular markers with crosses indicate hole positions in the corners.\n\n**Bottom View:**\n*   Located below the top view, it shows the base profile.\n*   **Vertical Dimension:** A height/thickness dimension of **18.6** is shown on the right side.\n*   **Features:** It depicts mounting feet or supports underneath the main body.\n\n**Right Side View:**\n*   Located to the right of the top view, showing the side profile with mounting slots or brackets attached. No specific dimensions are labeled on this view.](.pxis-2506-manual-2/be3bdfff5f82ef47cd30c87d9bdbe26db9a6e9b37c8939f049239f194a7de4e9.jpg)

# B.2 Backplane cBX-3006L Connectors Pin Assignments

# B.2.1 PXI Connectors Pin Assignments

System Slot (Slot #1) P1 Pin Assignment

<table><tr><td>Pin</td><td>Z</td><td>A</td><td>B</td><td>C</td><td>D</td><td>E</td><td>F</td></tr><tr><td>25</td><td>GND</td><td>+5V</td><td>REQ64#</td><td>ENUM#</td><td>+3.3V</td><td>+5V</td><td>GND</td></tr><tr><td>24</td><td>GND</td><td>AD[1]</td><td>+5V</td><td>V(I/O)</td><td>AD[0]</td><td>ACK64#</td><td>GND</td></tr><tr><td>23</td><td>GND</td><td>+3.3V</td><td>AD[4]</td><td>AD[3]</td><td>+5V</td><td>AD[2]</td><td>GND</td></tr><tr><td>22</td><td>GND</td><td>AD[7]</td><td>GND</td><td>+3.3V</td><td>AD[6]</td><td>AD[5]</td><td>GND</td></tr><tr><td>21</td><td>GND</td><td>+3.3V</td><td>AD[9]</td><td>AD[8]</td><td>GND</td><td>C/BE[0]#</td><td>GND</td></tr><tr><td>20</td><td>GND</td><td>AD[12]</td><td>GND</td><td>V(I/O)</td><td>AD[11]</td><td>AD[10]</td><td>GND</td></tr><tr><td>19</td><td>GND</td><td>+3.3V</td><td>AD[15]</td><td>AD[14]</td><td>GND</td><td>AD[13]</td><td>GND</td></tr><tr><td>18</td><td>GND</td><td>SERR#</td><td>GND</td><td>+3.3V</td><td>PAR</td><td>C/BE[1]#</td><td>GND</td></tr><tr><td>17</td><td>GND</td><td>+3.3V</td><td>IPMB_SCL</td><td>IPMB_SDA</td><td>GND</td><td>PERR#</td><td>GND</td></tr><tr><td>16</td><td>GND</td><td>DEVSEL#</td><td>GND</td><td>V(I/O)</td><td>STOP#</td><td>LOCK#</td><td>GND</td></tr><tr><td>15</td><td>GND</td><td>+3.3V</td><td>FRAME#</td><td>IRDY#</td><td>GND</td><td>TRDY#</td><td>GND</td></tr><tr><td>12-14</td><td colspan="7">Key</td></tr><tr><td>11</td><td>GND</td><td>AD[18]</td><td>AD[17]</td><td>AD[16]</td><td>GND</td><td>C/BE[2]#</td><td>GND</td></tr><tr><td>10</td><td>GND</td><td>AD[21]</td><td>GND</td><td>+3.3V</td><td>AD[20]</td><td>AD[19]</td><td>GND</td></tr><tr><td>9</td><td>GND</td><td>C/BE[3]#</td><td>GND</td><td>AD[23]</td><td>GND</td><td>AD[22]</td><td>GND</td></tr><tr><td>8</td><td>GND</td><td>AD[26]</td><td>GND</td><td>V(I/O)</td><td>AD[25]</td><td>AD[24]</td><td>GND</td></tr><tr><td>7</td><td>GND</td><td>AD[30]</td><td>AD[29]</td><td>AD[28]</td><td>GND</td><td>AD[27]</td><td>GND</td></tr><tr><td>6</td><td>GND</td><td> $\text{REQ\#}^{(1)}$ </td><td>GND</td><td>+3.3V</td><td> $\text{CLK}^{(1)}$ </td><td>AD[31]</td><td>GND</td></tr><tr><td>5</td><td>GND</td><td>BRSVP1A5</td><td>BRSVP1B5</td><td>PCIRST#</td><td>GND</td><td> $\text{GNT\#}^{(1)}$ </td><td>GND</td></tr><tr><td>4</td><td>GND</td><td>IPMB_PWR</td><td>GND</td><td>V(I/O)</td><td>INTP</td><td>INTS</td><td>GND</td></tr><tr><td>3</td><td>GND</td><td> $\text{INTA\#}^{(1)}$ </td><td> $\text{INTB\#}^{(1)}$ </td><td> $\text{INTC\#}^{(1)}$ </td><td>+5V</td><td> $\text{INTD\#}^{(1)}$ </td><td>GND</td></tr><tr><td>2</td><td>GND</td><td>TCK</td><td>+5V</td><td>TMS</td><td>TDO</td><td>TDI</td><td>GND</td></tr><tr><td>1</td><td>GND</td><td>+5V</td><td>-12V</td><td>TRST#</td><td>+12V</td><td>+5V</td><td>GND</td></tr><tr><td>Pin</td><td>Z</td><td>A</td><td>B</td><td>C</td><td>D</td><td>E</td><td>F</td></tr></table>

System Slot (Slot #1) P2 Pin Assignment

<table><tr><td>Pin</td><td>Z</td><td>A</td><td>B</td><td>C</td><td>D</td><td>E</td><td>F</td></tr><tr><td>22</td><td>GND</td><td>PXI_BRSVA22</td><td>PXI_BRSVB22</td><td>PXI_BRSVC22</td><td>PXI_BRSVD22</td><td>PXI_BRSVE22</td><td>GND</td></tr><tr><td>21</td><td>GND</td><td>CLK6</td><td>GND</td><td>NC</td><td>NC</td><td>NC</td><td>GND</td></tr><tr><td>20</td><td>GND</td><td>CLK5</td><td>GND</td><td>NC</td><td>GND</td><td>NC</td><td>GND</td></tr><tr><td>19</td><td>GND</td><td>GND</td><td>GND</td><td>SMBDATA</td><td>SMBCLK</td><td>SMBALERT-</td><td>GND</td></tr><tr><td>18</td><td>GND</td><td>PXI_TRIG3</td><td>PXI_TRIG4</td><td>PXI_TRIG5</td><td>GND</td><td>PXI_TRIG6</td><td>GND</td></tr><tr><td>17</td><td>GND</td><td>PXI_TRIG2</td><td>GND</td><td>PRST#</td><td>REQ6#</td><td>GNT6#</td><td>GND</td></tr><tr><td>16</td><td>GND</td><td>PXI_TRIG1</td><td>PXI_TRIG0</td><td>DEG#</td><td>GND</td><td>PXI_TRIG7</td><td>GND</td></tr><tr><td>15</td><td>GND</td><td>PXI_BRSVA15</td><td>GND</td><td>FAL#</td><td>REQ5#</td><td>GNT5#</td><td>GND</td></tr><tr><td>14</td><td>GND</td><td>AD[35]</td><td>AD[34]</td><td>AD[33]</td><td>GND</td><td>AD[32]</td><td>GND</td></tr><tr><td>13</td><td>GND</td><td>AD[38]</td><td>GND</td><td>V(I/O)</td><td>AD[37]</td><td>AD[36]</td><td>GND</td></tr><tr><td>12</td><td>GND</td><td>AD[42]</td><td>AD[41]</td><td>AD[40]</td><td>GND</td><td>AD[39]</td><td>GND</td></tr><tr><td>11</td><td>GND</td><td>AD[45]</td><td>GND</td><td>V(I/O)</td><td>AD[44]</td><td>AD[43]</td><td>GND</td></tr><tr><td>10</td><td>GND</td><td>AD[49]</td><td>AD[48]</td><td>AD[47]</td><td>GND</td><td>AD[46]</td><td>GND</td></tr><tr><td>9</td><td>GND</td><td>AD[52]</td><td>GND</td><td>V(I/O)</td><td>AD[51]</td><td>AD[50]</td><td>GND</td></tr><tr><td>8</td><td>GND</td><td>AD[56]</td><td>AD[55]</td><td>AD[54]</td><td>GND</td><td>AD[53]</td><td>GND</td></tr><tr><td>7</td><td>GND</td><td>AD[59]</td><td>GND</td><td>V(I/O)</td><td>AD[58]</td><td>AD[57]</td><td>GND</td></tr><tr><td>6</td><td>GND</td><td>AD[63]</td><td>AD[62]</td><td>AD[61]</td><td>GND</td><td>AD[60]</td><td>GND</td></tr><tr><td>5</td><td>GND</td><td>C/BE[5]#</td><td>GND</td><td>V(I/O)</td><td>C/BE[4]#</td><td>PAR64</td><td>GND</td></tr><tr><td>4</td><td>GND</td><td>V(I/O)</td><td>PXI_BRSVB4</td><td>C/BE[7]#</td><td>GND</td><td>C/BE[6]#</td><td>GND</td></tr><tr><td>3</td><td>GND</td><td>CLK4</td><td>GND</td><td>GNT3#</td><td>REQ4#</td><td>GNT4#</td><td>GND</td></tr><tr><td>2</td><td>GND</td><td>CLK2</td><td>CLK3</td><td>GND (SYS#)</td><td>GNT2#</td><td>REQ3#</td><td>GND</td></tr><tr><td>1</td><td>GND</td><td>CLK1</td><td>GND</td><td>REQ1#</td><td>GNT1#</td><td>REQ2#</td><td>GND</td></tr><tr><td>Pin</td><td>Z</td><td>A</td><td>B</td><td>C</td><td>D</td><td>E</td><td>F</td></tr></table>

Star Trigger Slot (Slot #2) P1 Pin Assignment

<table><tr><td>Pin</td><td>Z</td><td>A</td><td>B</td><td>C</td><td>D</td><td>E</td><td>F</td></tr><tr><td>25</td><td>GND</td><td>+5V</td><td>REQ64#</td><td>ENUM#</td><td>+3.3V</td><td>+5V</td><td>GND</td></tr><tr><td>24</td><td>GND</td><td>AD[1]</td><td>+5V</td><td>V(I/O)</td><td>AD[0]</td><td>ACK64#</td><td>GND</td></tr><tr><td>23</td><td>GND</td><td>+3.3V</td><td>AD[4]</td><td>AD[3]</td><td>+5V</td><td>AD[2]</td><td>GND</td></tr><tr><td>22</td><td>GND</td><td>AD[7]</td><td>GND</td><td>+3.3V</td><td>AD[6]</td><td>AD[5]</td><td>GND</td></tr><tr><td>21</td><td>GND</td><td>+3.3V</td><td>AD[9]</td><td>AD[8]</td><td>M66EN</td><td>C/BE[0]#</td><td>GND</td></tr><tr><td>20</td><td>GND</td><td>AD[12]</td><td>GND</td><td>V(I/O)</td><td>AD[11]</td><td>AD[10]</td><td>GND</td></tr><tr><td>19</td><td>GND</td><td>+3.3V</td><td>AD[15]</td><td>AD[14]</td><td>GND</td><td>AD[13]</td><td>GND</td></tr><tr><td>18</td><td>GND</td><td>SERR#</td><td>GND</td><td>+3.3V</td><td>PAR</td><td>C/BE[1]#</td><td>GND</td></tr><tr><td>17</td><td>GND</td><td>+3.3V</td><td>IPMB_SCL</td><td>IPMB_SDA</td><td>GND</td><td>PERR#</td><td>GND</td></tr><tr><td>16</td><td>GND</td><td>DEVSEL#</td><td>GND</td><td>V(I/O)</td><td>STOP#</td><td>LOCK#</td><td>GND</td></tr><tr><td>15</td><td>GND</td><td>+3.3V</td><td>FRAME#</td><td>IRDY#</td><td>GND</td><td>TRDY#</td><td>GND</td></tr><tr><td>12-14</td><td colspan="7">Key</td></tr><tr><td>11</td><td>GND</td><td>AD[18]</td><td>AD[17]</td><td>AD[16]</td><td>GND</td><td>C/BE[2]#</td><td>GND</td></tr><tr><td>10</td><td>GND</td><td>AD[21]</td><td>GND</td><td>+3.3V</td><td>AD[20]</td><td>AD[19]</td><td>GND</td></tr><tr><td>9</td><td>GND</td><td>C/BE[3]#</td><td>IDSEL (1)</td><td>AD[23]</td><td>GND</td><td>AD[22]</td><td>GND</td></tr><tr><td>8</td><td>GND</td><td>AD[26]</td><td>GND</td><td>V(I/O)</td><td>AD[25]</td><td>AD[24]</td><td>GND</td></tr><tr><td>7</td><td>GND</td><td>AD[30]</td><td>AD[29]</td><td>AD[28]</td><td>GND</td><td>AD[27]</td><td>GND</td></tr><tr><td>6</td><td>GND</td><td>REQ# (1)</td><td>GND</td><td>+3.3V</td><td>CLK (1)</td><td>AD[31]</td><td>GND</td></tr><tr><td>5</td><td>GND</td><td>BRSVP1A5</td><td>BRSVP1B5</td><td>PCIRST#</td><td>GND</td><td>GNT# (1)</td><td>GND</td></tr><tr><td>4</td><td>GND</td><td>IPMB_PWR</td><td>GND</td><td>V(I/O)</td><td>INTP</td><td>INTS</td><td>GND</td></tr><tr><td>3</td><td>GND</td><td>INTA# (1)</td><td>INTB# (1)</td><td>INTC# (1)</td><td>+5V</td><td>INTD# (1)</td><td>GND</td></tr><tr><td>2</td><td>GND</td><td>TCK</td><td>+5V</td><td>TMS</td><td>TDO</td><td>TDI</td><td>GND</td></tr><tr><td>1</td><td>GND</td><td>+5V</td><td>-12V</td><td>TRST#</td><td>+12V</td><td>+5V</td><td>GND</td></tr><tr><td>Pin</td><td>Z</td><td>A</td><td>B</td><td>C</td><td>D</td><td>E</td><td>F</td></tr></table>

Star Trigger Slot (Slot #2) P2 Pin Assignment

<table><tr><td>Pin</td><td>Z</td><td>A</td><td>B</td><td>C</td><td>D</td><td>E</td><td>F</td></tr><tr><td>22</td><td>GND</td><td>PXI_BRSVA22</td><td>PXI_BRSVB22</td><td>PXI_BRSVC22</td><td>PXI_BRSVD22</td><td>PXI_BRSVE22</td><td>GND</td></tr><tr><td>21</td><td>GND</td><td>PXI_LBR0</td><td>GND</td><td>PXI_LBR1</td><td>PXI_LBR2</td><td>PXI_LBR3</td><td>GND</td></tr><tr><td>20</td><td>GND</td><td>PXI_LBR4</td><td>PXI_LBR5</td><td> $PXI\_STAR0^{(2)}$ </td><td>GND</td><td> $PXI\_STAR1^{(2)}$ </td><td>GND</td></tr><tr><td>19</td><td>GND</td><td> $PXI\_STAR2^{(2)}$ </td><td>GND</td><td> $PXI\_STAR3^{(2)}$ </td><td>PXI_STAR4</td><td>PXI_STAR5</td><td>GND</td></tr><tr><td>18</td><td>GND</td><td>PXI_TRIG3</td><td>PXI_TRIG4</td><td>PXI_TRIG5</td><td>GND</td><td>PXI_TRIG6</td><td>GND</td></tr><tr><td>17</td><td>GND</td><td>PXI_TRIG2</td><td>GND</td><td>N/C</td><td>PXI_CLK10_IN</td><td>PXI_CLK10</td><td>GND</td></tr><tr><td>16</td><td>GND</td><td>PXI_TRIG1</td><td>PXI_TRIG0</td><td>N/C</td><td>GND</td><td>PXI_TRIG7</td><td>GND</td></tr><tr><td>15</td><td>GND</td><td>PXI_BRSVA15</td><td>GND</td><td>N/C</td><td>PXI_STAR6</td><td>PXI_LBR6</td><td>GND</td></tr><tr><td>14</td><td>GND</td><td>AD[35]</td><td>AD[34]</td><td>AD[33]</td><td>GND</td><td>AD[32]</td><td>GND</td></tr><tr><td>13</td><td>GND</td><td>AD[38]</td><td>GND</td><td>V(I/O)</td><td>AD[37]</td><td>AD[36]</td><td>GND</td></tr><tr><td>12</td><td>GND</td><td>AD[42]</td><td>AD[41]</td><td>AD[40]</td><td>GND</td><td>AD[39]</td><td>GND</td></tr><tr><td>11</td><td>GND</td><td>AD[45]</td><td>GND</td><td>V(I/O)</td><td>AD[44]</td><td>AD[43]</td><td>GND</td></tr><tr><td>10</td><td>GND</td><td>AD[49]</td><td>AD[48]</td><td>AD[47]</td><td>GND</td><td>AD[46]</td><td>GND</td></tr><tr><td>9</td><td>GND</td><td>AD[52]</td><td>GND</td><td>V(I/O)</td><td>AD[51]</td><td>AD[50]</td><td>GND</td></tr><tr><td>8</td><td>GND</td><td>AD[56]</td><td>AD[55]</td><td>AD[54]</td><td>GND</td><td>AD[53]</td><td>GND</td></tr><tr><td>7</td><td>GND</td><td>AD[59]</td><td>GND</td><td>V(I/O)</td><td>AD[58]</td><td>AD[57]</td><td>GND</td></tr><tr><td>6</td><td>GND</td><td>AD[63]</td><td>AD[62]</td><td>AD[61]</td><td>GND</td><td>AD[60]</td><td>GND</td></tr><tr><td>5</td><td>GND</td><td>C/BE[5]#</td><td>GND</td><td>V(I/O)</td><td>C/BE[4]#</td><td>PAR64</td><td>GND</td></tr><tr><td>4</td><td>GND</td><td>V(I/O)</td><td>PXI_BRSVB4</td><td>C/BE[7]#</td><td>GND</td><td>C/BE[6]#</td><td>GND</td></tr><tr><td>3</td><td>GND</td><td>PXI_LBR7</td><td>GND</td><td>PXI_LBR8</td><td>PXI_LBR9</td><td>PXI_LBR10</td><td>GND</td></tr><tr><td>2</td><td>GND</td><td>PXI_LBR11</td><td>PXI_LBR12</td><td>N.C (SYS#)</td><td>PXI_STAR7</td><td>PXI_STAR8</td><td>GND</td></tr><tr><td>1</td><td>GND</td><td>PXI_STAR9</td><td>GND</td><td>PXI_STAR10</td><td>PXI_STAR11</td><td>PXI_STAR12</td><td>GND</td></tr><tr><td>Pin</td><td>Z</td><td>A</td><td>B</td><td>C</td><td>D</td><td>E</td><td>F</td></tr></table>

General Peripheral Slot (Slot #3\~#6) P1 Pin Assignment

<table><tr><td>Pin</td><td>Z</td><td>A</td><td>B</td><td>C</td><td>D</td><td>E</td><td>F</td></tr><tr><td>25</td><td>GND</td><td>+5V</td><td>REQ64#</td><td>ENUM#</td><td>+3.3V</td><td>+5V</td><td>GND</td></tr><tr><td>24</td><td>GND</td><td>AD[1]</td><td>+5V</td><td>V(I/O)</td><td>AD[0]</td><td>ACK64#</td><td>GND</td></tr><tr><td>23</td><td>GND</td><td>+3.3V</td><td>AD[4]</td><td>AD[3]</td><td>+5V</td><td>AD[2]</td><td>GND</td></tr><tr><td>22</td><td>GND</td><td>AD[7]</td><td>GND</td><td>+3.3V</td><td>AD[6]</td><td>AD[5]</td><td>GND</td></tr><tr><td>21</td><td>GND</td><td>+3.3V</td><td>AD[9]</td><td>AD[8]</td><td>M66EN</td><td>C/BE[0]#</td><td>GND</td></tr><tr><td>20</td><td>GND</td><td>AD[12]</td><td>GND</td><td>V(I/O)</td><td>AD[11]</td><td>AD[10]</td><td>GND</td></tr><tr><td>19</td><td>GND</td><td>+3.3V</td><td>AD[15]</td><td>AD[14]</td><td>GND</td><td>AD[13]</td><td>GND</td></tr><tr><td>18</td><td>GND</td><td>SERR#</td><td>GND</td><td>+3.3V</td><td>PAR</td><td>C/BE[1]#</td><td>GND</td></tr><tr><td>17</td><td>GND</td><td>+3.3V</td><td>IPMB_SCL</td><td>IPMB_SDA</td><td>GND</td><td>PERR#</td><td>GND</td></tr><tr><td>16</td><td>GND</td><td>DEVSEL#</td><td>GND</td><td>V(I/O)</td><td>STOP#</td><td>LOCK#</td><td>GND</td></tr><tr><td>15</td><td>GND</td><td>+3.3V</td><td>FRAME#</td><td>IRDY#</td><td>GND</td><td>TRDY#</td><td>GND</td></tr><tr><td>12-14</td><td colspan="7">Key</td></tr><tr><td>11</td><td>GND</td><td>AD[18]</td><td>AD[17]</td><td>AD[16]</td><td>GND</td><td>C/BE[2]#</td><td>GND</td></tr><tr><td>10</td><td>GND</td><td>AD[21]</td><td>GND</td><td>+3.3V</td><td>AD[20]</td><td>AD[19]</td><td>GND</td></tr><tr><td>9</td><td>GND</td><td>C/BE[3]#</td><td>IDSEL $^{(1)}$ </td><td>AD[23]</td><td>GND</td><td>AD[22]</td><td>GND</td></tr><tr><td>8</td><td>GND</td><td>AD[26]</td><td>GND</td><td>V(I/O)</td><td>AD[25]</td><td>AD[24]</td><td>GND</td></tr><tr><td>7</td><td>GND</td><td>AD[30]</td><td>AD[29]</td><td>AD[28]</td><td>GND</td><td>AD[27]</td><td>GND</td></tr><tr><td>6</td><td>GND</td><td>REQ# $^{(1)}$ </td><td>GND</td><td>+3.3V</td><td>CLK $^{(1)}$ </td><td>AD[31]</td><td>GND</td></tr><tr><td>5</td><td>GND</td><td>BRSVP1A5</td><td>BRSVP1B5</td><td>PCIRST#</td><td>GND</td><td>GNT# $^{(1)}$ </td><td>GND</td></tr><tr><td>4</td><td>GND</td><td>IPMB_PWR</td><td>GND</td><td>V(I/O)</td><td>INTP</td><td>INTS</td><td>GND</td></tr><tr><td>3</td><td>GND</td><td>INTA# $^{(1)}$ </td><td>INTB# $^{(1)}$ </td><td>INTC# $^{(1)}$ </td><td>+5V</td><td>INTD# $^{(1)}$ </td><td>GND</td></tr><tr><td>2</td><td>GND</td><td>TCK</td><td>+5V</td><td>TMS</td><td>TDO</td><td>TDI</td><td>GND</td></tr><tr><td>1</td><td>GND</td><td>+5V</td><td>-12V</td><td>TRST#</td><td>+12V</td><td>+5V</td><td>GND</td></tr><tr><td>Pin</td><td>Z</td><td>A</td><td>B</td><td>C</td><td>D</td><td>E</td><td>F</td></tr></table>

General Peripheral Slot (Slot #3\~#6) P2 Pin Assignment

<table><tr><td>Pin</td><td>Z</td><td>A</td><td>B</td><td>C</td><td>D</td><td>E</td><td>F</td></tr><tr><td>22</td><td>GND</td><td>PXI_BRSVA22</td><td>PXI_BRSVB22</td><td>PXI_BRSVC22</td><td>PXI_BRSVD22</td><td>PXI_BRSVE22</td><td>GND</td></tr><tr><td>21</td><td>GND</td><td>PXI_LBR0</td><td>GND</td><td>PXI_LBR1</td><td>PXI_LBR2</td><td>PXI_LBR3</td><td>GND</td></tr><tr><td>20</td><td>GND</td><td>PXI_LBR4</td><td>PXI_LBR5</td><td>PXI_LBL0</td><td>GND</td><td>PXI_LVL1</td><td>GND</td></tr><tr><td>19</td><td>GND</td><td>PXI_LVL2</td><td>GND</td><td>PXI_LVL3</td><td>PXI_LVL4</td><td>PXI_LVL5</td><td>GND</td></tr><tr><td>18</td><td>GND</td><td>PXI_TRIG3</td><td>PXI_TRIG4</td><td>PXI_TRIG5</td><td>GND</td><td>PXI_TRIG6</td><td>GND</td></tr><tr><td>17</td><td>GND</td><td>PXI_TRIG2</td><td>GND</td><td>N/C</td><td>PXI_STAR (2)</td><td>PXI_CLK10</td><td>GND</td></tr><tr><td>16</td><td>GND</td><td>PXI_TRIG1</td><td>PXI_TRIG0</td><td>N/C</td><td>GND</td><td>PXI_TRIG7</td><td>GND</td></tr><tr><td>15</td><td>GND</td><td>PXI_BRSVA15</td><td>GND</td><td>N/C</td><td>PXI_LVL6</td><td>PXI_LBR6</td><td>GND</td></tr><tr><td>14</td><td>GND</td><td>AD[35]</td><td>AD[34]</td><td>AD[33]</td><td>GND</td><td>AD[32]</td><td>GND</td></tr><tr><td>13</td><td>GND</td><td>AD[38]</td><td>GND</td><td>V(I/O)</td><td>AD[37]</td><td>AD[36]</td><td>GND</td></tr><tr><td>12</td><td>GND</td><td>AD[42]</td><td>AD[41]</td><td>AD[40]</td><td>GND</td><td>AD[39]</td><td>GND</td></tr><tr><td>11</td><td>GND</td><td>AD[45]</td><td>GND</td><td>V(I/O)</td><td>AD[44]</td><td>AD[43]</td><td>GND</td></tr><tr><td>10</td><td>GND</td><td>AD[49]</td><td>AD[48]</td><td>AD[47]</td><td>GND</td><td>AD[46]</td><td>GND</td></tr><tr><td>9</td><td>GND</td><td>AD[52]</td><td>GND</td><td>V(I/O)</td><td>AD[51]</td><td>AD[50]</td><td>GND</td></tr><tr><td>8</td><td>GND</td><td>AD[56]</td><td>AD[55]</td><td>AD[54]</td><td>GND</td><td>AD[53]</td><td>GND</td></tr><tr><td>7</td><td>GND</td><td>AD[59]</td><td>GND</td><td>V(I/O)</td><td>AD[58]</td><td>AD[57]</td><td>GND</td></tr></table>

<table><tr><td>6</td><td>GND</td><td>AD[63]</td><td>AD[62]</td><td>AD[61]</td><td>GND</td><td>AD[60]</td><td>GND</td></tr><tr><td>5</td><td>GND</td><td>C/BE[5]\#</td><td>GND</td><td>V(I/O)</td><td>C/BE[4]\#</td><td>PAR64</td><td>GND</td></tr><tr><td>4</td><td>GND</td><td>V(I/O)</td><td>PXI_BRSVB4</td><td>C/BE[7]\#</td><td>GND</td><td>C/BE[6]\#</td><td>GND</td></tr><tr><td>3</td><td>GND</td><td>PXI_LBR7</td><td>GND</td><td>PXI_LBR8</td><td>PXI_LBR9</td><td>PXI_LBR10</td><td>GND</td></tr><tr><td>2</td><td>GND</td><td>PXI_LBR11</td><td>PXI_LBR12</td><td>N/C (SYS#)</td><td>PXI_LBL7</td><td>PXI_LBL8</td><td>GND</td></tr><tr><td>1</td><td>GND</td><td>PXI_LBL9</td><td>GND</td><td>PXI_LBL10</td><td>PXI_LBL11</td><td>PXI_LBL12</td><td>GND</td></tr><tr><td>Pin</td><td>Z</td><td>A</td><td>B</td><td>C</td><td>D</td><td>E</td><td>F</td></tr></table>

Note 1: Please refer the following table for the routing of the Bus Mastering (REQ/GNT), IDSEL, PCI CLK and Interrupt signals.

<table><tr><td></td><td>IDSEL</td><td>REQ#/GNT#</td><td>PCI CLK</td><td>PXI P1 Pin A3</td><td>PXI P1 Pin B3</td><td>PXI P1 Pin C3</td><td>PXI P1 Pin E3</td></tr><tr><td>Slot 1(SYS)</td><td>-</td><td>-</td><td>-</td><td>INTA#</td><td>INTB#</td><td>INTC#</td><td>INTD#</td></tr><tr><td>Slot 2</td><td>AD30</td><td>1</td><td>5</td><td>INTC#</td><td>INTD#</td><td>INTA#</td><td>INTB#</td></tr><tr><td>Slot 3</td><td>AD29</td><td>2</td><td>1</td><td>INTB#</td><td>INTC#</td><td>INTD#</td><td>INTA#</td></tr><tr><td>Slot 4</td><td>AD28</td><td>3</td><td>3</td><td>INTA#</td><td>INTB#</td><td>INTC#</td><td>INTD#</td></tr><tr><td>Slot 5</td><td>AD27</td><td>4</td><td>4</td><td>INTD#</td><td>INTA#</td><td>INTB#</td><td>INTC#</td></tr><tr><td>Slot 6</td><td>AD26</td><td>5</td><td>0</td><td>INTC#</td><td>INTD#</td><td>INTA#</td><td>INTB#</td></tr></table>

Note 2: Please refer the following table for the routing of the PXI\_STAR addressing signals from the trigger slot to peripheral slots.

<table><tr><td>Physical Slot Number</td><td>PXI_STAR (P2-D17)</td></tr><tr><td>Slot 2(Star Trigger Slot)</td><td>PXI_STAR0 ~ PXI_STAR3</td></tr><tr><td>Slot 3</td><td>PXI_STAR0</td></tr><tr><td>Slot 4</td><td>PXI_STAR1</td></tr><tr><td>Slot 5</td><td>PXI_STAR2</td></tr><tr><td>Slot 6</td><td>PXI_STAR3</td></tr></table>

# B.2.2 Miscellaneous Connectors Pin Assignments

CN3: ATX-like DC Power input connectors

<table><tr><td>Signal Name</td><td>Pin #</td><td>Pin #</td><td>Signal Name</td></tr><tr><td>V2SENSE</td><td>1</td><td>11</td><td>V2 (+3.3V)</td></tr><tr><td>V2 (+3.3V)</td><td>2</td><td>12</td><td>V4 (-12V)</td></tr><tr><td>GND</td><td>3</td><td>13</td><td>GND</td></tr><tr><td>V1 (+5V)</td><td>4</td><td>14</td><td>INH#</td></tr><tr><td>GND</td><td>5</td><td>15</td><td>GND</td></tr><tr><td>V1 (+5V)</td><td>6</td><td>16</td><td>SRTN</td></tr><tr><td>GND</td><td>7</td><td>17</td><td>GND</td></tr><tr><td>FAL#1</td><td>8*</td><td>18*</td><td>V3SENSE</td></tr><tr><td>DEG#1</td><td>9*</td><td>19</td><td>V1SENSE</td></tr><tr><td>V3 (+12V)</td><td>10</td><td>20</td><td>V1 (+5V)</td></tr></table>

Note 1: Pin #8, #9, and #18 are not standard ATX power definition.

General Purpose screw terminals
![The image displays two vertically stacked rectangular outlines. The top box contains a single, centered circle. The bottom, taller box contains two circles stacked vertically, with one near the top and one near the bottom.](.pxis-2506-manual-2/813ce3b2224762ff43a7cf94169a9d2d2acc3aee7d73c60a3c8ce12f1f91871f.jpg)

<table><tr><td>Position</td><td>Signal Name</td></tr><tr><td>J4</td><td>+3.3V</td></tr><tr><td>J6</td><td>V(I/O)</td></tr><tr><td>J7</td><td>+5V</td></tr></table>

Note that the V(I/O) must be shorted to either +3.3V or +5V. The default factory setting is to short V(I/O) to +5V.

J3 INH#: DC power inhibit signal

<table><tr><td rowspan="3">J3&lt;img src="images/29af3bd74b7259fec77289a0ad7e31800c1da1c1627e8713cac6a1448304a71c.jpg"/&gt;</td><td>Pin #</td><td>Signal Name</td></tr><tr><td>1</td><td>INH#</td></tr><tr><td>2</td><td>GND</td></tr></table>

J2 PRST#: System reset signal

<table><tr><td rowspan="3">J2&lt;img src="images/07990d44c20967a66f4ae38a10d07c7ce10f6a4844e35a36d8940721214e7b16.jpg"/&gt;</td><td>Pin #</td><td>Signal Name</td></tr><tr><td>1</td><td>RST#</td></tr><tr><td>2</td><td>GND</td></tr></table>

J1 FAL#: Power supply fail input

<table><tr><td rowspan="3">J1&lt;img src="images/287be798f84c7be351a810239c217f3cbc17a88943365ae9efcc922701ed3f14.jpg"/&gt;</td><td>Pin #</td><td>Signal Name</td></tr><tr><td>1</td><td>FAL#</td></tr><tr><td>2</td><td>GND</td></tr></table>

J8: Connector for LED power status

<table><tr><td rowspan="5">J5&lt;img src="images/a03140ea4551c823b7d6c4e20445bf4d66305c7520df734208b439fe8dffa003.jpg"/&gt;</td><td>Name</td><td>Pin #</td><td>Pin #</td><td>Name</td></tr><tr><td>GND</td><td>8</td><td>7</td><td>+3.3V</td></tr><tr><td>GND</td><td>6</td><td>5</td><td>+5V</td></tr><tr><td>GND</td><td>4</td><td>3</td><td>-12V</td></tr><tr><td>GND</td><td>2</td><td>1</td><td>+12V</td></tr></table>

J5: SMB (system managing bus) connector

<table><tr><td rowspan="6">J5(0x4)</td><td>Pin #</td><td>Name</td></tr><tr><td>1</td><td>SMCLK</td></tr><tr><td>2</td><td>GND</td></tr><tr><td>3</td><td>SMDATA</td></tr><tr><td>4</td><td>V(I/O)</td></tr><tr><td>5</td><td>ALERT</td></tr></table>

The SMB is connected to the P2 of the system slot.

JP1: PXI Bus Speed Control

<table><tr><td></td><td>Pin 1-2</td><td>Description</td></tr><tr><td>bound</td><td>Short</td><td>Short M66EN to ground to force PCI bus run 33M Hz</td></tr><tr><td>bound</td><td>Open (Default)</td><td>PCI bus speed defined by M66EN on the PXI bus</td></tr></table>

JP2 JP3: PXI Reference Clock Control

<table><tr><td colspan="2">JP2 JP3</td><td>Pin 1-2</td><td>Description</td></tr><tr><td>&lt;img src="images/73978a4fca62b8e580a6caa51025841881e553994eb7cc5a42458d3e4141cad1.jpg"/&gt;</td><td>[2074]</td><td>Open JP2Short JP3</td><td>External clock through the PXI_CLK10_IN on star trigger slot</td></tr><tr><td>[DB77]</td><td>[XXY7]</td><td>Short JP2Open JP3(Default)</td><td>Internal 10 MHz system clock PXI_CLK10</td></tr></table>

# B.3 Backplane cBP-3061 PSU Connectors Pin Assignments

CN1: Standard 47-pin 3U CompactPCI power supply socket, compliant with PICMG 2.11 specifications

CN2: ATX-like power output connectors

<table><tr><td>Signal</td><td>Pin No.</td><td>Pin No.</td><td>Signal</td></tr><tr><td>V2SENSE</td><td>1</td><td>11</td><td>V2 (+3.3V)</td></tr><tr><td>V2 (+3.3V)</td><td>2</td><td>12</td><td>V4 (-12V)</td></tr><tr><td>GND</td><td>3</td><td>13</td><td>GND</td></tr><tr><td>V1 (+5V)</td><td>4</td><td>14</td><td>INH#</td></tr><tr><td>GND</td><td>5</td><td>15</td><td>GND</td></tr><tr><td>V1 (+5V)</td><td>6</td><td>16</td><td>SRTN</td></tr><tr><td>GND</td><td>7</td><td>17</td><td>GND</td></tr><tr><td>FAL#1</td><td>8*</td><td>18*</td><td>V3SENSE</td></tr><tr><td>DEG#1</td><td>9*</td><td>19</td><td>V1SENSE</td></tr><tr><td>V3 (+12V)</td><td>10</td><td>20</td><td>V1 (+5V)</td></tr></table>

Note 1: Pin #8, #9, and #18 are not standard ATX power definition.

CN3: Screw terminals for external AC/DC input power lines

<table><tr><td>Pin #</td><td>AC Input</td><td>DC Input</td></tr><tr><td>1</td><td>AC Neutral</td><td>DC +</td></tr><tr><td>2</td><td>AC Line</td><td>DC -</td></tr><tr><td>3</td><td>Chassis GND</td><td>Chassis GND</td></tr></table>

CN4 INH#: DC power output inhibit signal. It is for inhibiting the DC power supply. This connector can be used for a power-on switch.

![The image displays a simple black-and-white line drawing. It features a large vertical rectangle serving as a frame. Inside this frame, there are two shapes stacked vertically: a circle at the top and a square at the bottom. There is no text in the image.](.pxis-2506-manual-2/e7acaf4fa856aa3148d24738e1978978926b379ffdabe02d050f251eb0654ff6.jpg)

<table><tr><td>Pin #</td><td>Signal Name</td></tr><tr><td>1</td><td>INH#</td></tr><tr><td>2</td><td>GND</td></tr></table>

# B.4 LCD Connectors Pin Assignment

LCD Signal Connector

<table><tr><td>Signal</td><td>Pin #</td><td>Pin #</td><td>Signal</td></tr><tr><td>NC</td><td>1</td><td>2</td><td>NC</td></tr><tr><td>GND</td><td>3</td><td>4</td><td>GND</td></tr><tr><td>VDD</td><td>5</td><td>6</td><td>VDD</td></tr><tr><td>NC</td><td>7</td><td>8</td><td>NC</td></tr><tr><td>P0</td><td>9</td><td>10</td><td>P1</td></tr><tr><td>P2</td><td>11</td><td>12</td><td>P3</td></tr><tr><td>P4</td><td>13</td><td>14</td><td>P5</td></tr><tr><td>NC</td><td>15</td><td>16</td><td>NC</td></tr><tr><td>P8</td><td>17</td><td>18</td><td>P9</td></tr><tr><td>P10</td><td>19</td><td>20</td><td>P11</td></tr><tr><td>P12</td><td>21</td><td>22</td><td>P13</td></tr><tr><td>NC</td><td>23</td><td>24</td><td>NC</td></tr><tr><td>P16</td><td>25</td><td>26</td><td>P17</td></tr><tr><td>P18 (N/C)</td><td>27</td><td>28</td><td>P19 (N/C)</td></tr><tr><td>P20 (N/C)</td><td>29</td><td>30</td><td>P21 (N/C)</td></tr><tr><td>NC</td><td>31</td><td>32</td><td>NC</td></tr><tr><td>GND</td><td>33</td><td>34</td><td>GND</td></tr><tr><td>CLK</td><td>35</td><td>36</td><td>FLM</td></tr><tr><td>M</td><td>37</td><td>38</td><td>LP</td></tr><tr><td>GND</td><td>39</td><td>40</td><td>NC</td></tr><tr><td>NC</td><td>41</td><td>42</td><td>NC</td></tr><tr><td>VDD</td><td>43</td><td>44</td><td>NC</td></tr></table>

Power and control connector for the backlight inverter

<table><tr><td>Pin #</td><td>Name</td><td>Color</td></tr><tr><td>1</td><td>+12V</td><td>Yellow</td></tr><tr><td>2</td><td>Power On (default connect to +5V)</td><td>Red</td></tr><tr><td>3</td><td>GND</td><td>Black</td></tr><tr><td>4</td><td>VR (default connect to GND)</td><td>Black</td></tr></table>

# Warranty Policy

Thank you for choosing ADLINK. To understand your rights and enjoy all the aftersales services we offer, please read the following carefully:

1. Before using ADLINK’s products please read the user manual and follow the instructions exactly.
2. When sending in damaged products for repair, please attach an RMA application form.
3. All ADLINK products come with a two-year guarantee, repaired free of charge.

The warranty period starts from the product’s shipment date from ADLINK factory.
Peripherals and third-party products not manufactured by ADLINK will be covered by the original manufacturers’ warranty.
End users requiring maintenance services should contact their local dealers. Local warranty conditions will depend on local dealers.

4. This warranty will not cover repair costs due to:

• Damage caused by not following instructions.
Damage caused by carelessness on the users’ part during product transportation.
Damage caused by fire, earthquakes, floods, lightening, pollution, other acts of God, and/or incorrect usage of voltage transformers.
Damage caused by unsuitable storage environments (i.e. high temperatures, high humidity, or volatile chemicals.
• Damage caused by leakage of battery fluid.
• Damage from improper repair by unauthorized technicians.
• Products with altered and/or damaged serial numbers.
• Other categories not protected under our guarantees.

5. Customers are responsible for shipping costs to transport damaged products to our company or sales office.

6. To ensure the speed and quality of product repair, please download a RMA application form from our company website: www.adlinktech.com. Damaged products with attached RMA forms receive priority.

For further questions, please contact our FAE staff.

ADLINK: service@adlinktech.com

# RMA Request & Confirmation Form

Dear Customer,

Please fill out and fax back this form to obtain the RMA number for your returned or repaired product. Thank you very much!

<table><tr><td colspan="2">Your Company Name :</td><td colspan="3"></td></tr><tr><td colspan="2">Your Name :</td><td colspan="3"></td></tr><tr><td colspan="2">Invoice No. :</td><td colspan="3"></td></tr><tr><td>Part No.</td><td>Qty.</td><td>Serial No.</td><td>The reason of defect</td><td>Received Qty.by ADLINK</td></tr><tr><td></td><td></td><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td><td></td><td></td></tr></table>

# Note:

1. Please give specific details of the defect. Do not give general reasons like, “not working, error, dead, etc. “
2. Please ship prepaid by Speed post (EMS) (If items are shipped via freight forwarder, we will not cover the extra handing charges)
3. Please show a value of US\$10 for each item and include the RMA number. Also, be sure to write on shipping invoice, “for repair, no commercial value” for customs. (Please note that the amount must be under US\$200 for customs purposes only)
4. Enclose this form (page 1 & 2) in the package for fast identification.
5. Please sign this form (page 1 & 2) and fax it back to us for confirmation within three days. Otherwise, we will process your request according the stated on the RMA Request Form.
6. We will charge for items no longer under warranty.

Please let us know your preferred shipping method for returning reworked items to you.

Ship with your next shipment

Ship separately by air parcel

(Note: we do not accept liability for items shipped by air parcel)

Other

<table><tr><td>ADLINK Technology Inc.</td><td></td><td>Accepted &amp; Confirmed by</td></tr><tr><td></td><td></td><td></td></tr></table>

# SAFETY INSTRUCTIONS

1. Please read these safety instructions carefully.
2. Please keep this User‘s Manual for later reference.
3. Two AC Inlets provided and service as Disconnect Devices, disconnect the equipment from both AC outlets use these AC Inlets before servicing or clearing. Use moisture sheet or cloth for cleaning.
4. For pluggable equipment, that the socket-outlet shall be installed near the equipment and shall be easily accessible.
5. Please keep this equipment from humidity.
6. Lay this equipment on a reliable surface when install. A drop or fall could cause injury.
7. Make sure the voltage of the power source when connect the equipment to the power outlet.
8. Place the power cord such a way that people can not step on it. Do not place anything over the power cord.
9. All cautions and warnings on the equipment should be noted.
10. If the equipment is not use for long time, disconnect the equipment from mains to avoid being damaged by transient overvoltage.
11. Never pour any liquid into opening, this could cause fire or electrical shock.
12. Never open the equipment. For safety reason, the equipment should only be opened by qualified service personnel.
13. If one of the following situations arises, get the equipment checked by a service personnel:

a. The Power cord or plug is damaged.
b. Liquid has penetrated into the equipment.
c. The equipment has been exposed to moisture.
d. The equipment has not work well or you can not get it work according to user‘s manual.
e. The equipment has dropped and damaged.
f. If the equipment has obvious sign of breakage.

1. The equipment can be operated at an ambient temperature of $\pmb { 4 0 } \%$ .
2. Lithium Battery provided (real time clock battery), contact ADLINK for replacement.

CAUTION – Risk of explosion if battery is replaced by an incorrect type. Dispose of used batteries according to the instructions.
[🔗 Link to the original document](.pxis-2506-manual-2/pxis-2506-manual-2.pdf)
